Moves data from Global Memory (GM) to Level 1 cache (L1).
First-n data movement
[object Object]High-dimensional tiling movement
[object Object]Synchronous movement
[object Object]
None
PIPE_MTE2
- The start address of src must be aligned to the number of bytes occupied by the corresponding data type.
- The start address of dst must be 32-byte aligned.
- If multiple asc_copy_gm2l1 instructions need to be executed and the destination addresses of the asc_copy_gm2l1 instructions overlap, a synchronization instruction must be inserted to ensure the serialization of multiple asc_copy_gm2l1 instructions and prevent abnormal data.
[object Object]